Introduction
Graphene, the first stable 2D crystal, is considered to be a basic building block of other important allotropes of carbonic materials. [1] Owing to its high mobility, high conductivity, and superior mechanical properties, [2] graphene has many potential applications, especially in electronic and optoelectronic devices. [3] [4] [5] [6] [7] [8] [9] [10] [11] In most applications, high-quality graphene needs to be transferred or directly grown on dielectric substrates. However, transferring the chemical vapor deposition (CVD) graphene films onto dielectric substrates inevitably introduces unintentional contamination, which degrades the physical properties through the formation of defects, impurities, wrinkles, cracks, or even tears. [12] [13] [14] Furthermore, in graphene-based device fabrication, transferring specific and extrinsic graphene patterns to the predesigned locations on dielectric substrates gives rise to additional technical challenges. To bypass the transfer process, intense efforts have been made in an attempt to develop CVD approaches to directly grow graphene on dielectric substrates. Ismach et al. reported a pioneer metal-catalyzed transfer-free method, [15] and other modified routes have been proposed by other research groups. [16] [17] [18] [19] The graphene layers are prepared on a sacrificial metal film, followed by metal dewetting and evaporating at an elevated temperature for extended annealing time. However, metal residues are unavoidable, thus degrading the graphene properties. The successive remote metal catalyzation approach addresses the metal residue issue, [20, 21] but the metal contamination problem, which is fatal to semiconductor devices, cannot be solved. Alternatively, the direct metal-catalyst-free growth of graphene on a dielectric substrate, such as Al 2 O 3 , [22, 23] Si 3 N 4 , [24, 25] exfoliated h-BN, [26] MgO, [27] SrTiO 3 , [28] SiO 2 , [29] [30] [31] [32] polydimethylsiloxane, [33] and glass, [34, 35] shows its advantages in terms of no metal contamination, but the synthesized graphene usually contains substantial defects because of limited catalytic activity of the dielectric materials. Because of insufficient pyrolysis of the precursor gases, the growth process requires high temperature [22] or annealing for a long time. [25] Furthermore, the remote metal catalyzation technique or direct metal-catalyst-free growth method is incapable of producing graphene with the desirable patterns that are essential to graphene-based devices.
Germanium (Ge), which is isoelectronic to Si, has been adopted by the semiconductor industry in strain engineering since the 90-nm technology node in 2003. [36] Since then, Ge has been incorporated into every technology node to build strained Si channels, even in the current state-of-art fin field effect transistor (FinFET) technology. [37] Here, we report metal-free Ge-assisted growth of graphene on various dielectric substrates such as SiO 2 /Si, quartz glass, and sapphire. In this technique, patterned graphene can be produced on dielectric substrates easily by prepatterning the Ge film. Graphene formed on transparent dielectric substrates have demonstrated their potential in heating-device applications, including a defogger and thermochromic display, and both devices exhibit excellent performances. Given that Ge has been widely used in every recent semiconductor technology node, we believe that the graphene on dielectric substrates synthesized by the proposed strategy can expedite the practical application of graphene in electronic and optoelectronic devices. Figure 1a illustrates the basic concept of Ge-assisted direct growth of graphene on dielectric substrates. The 200-nmthick Ge layer is deposited on the dielectric substrate by direct-current (DC) magnetron sputtering, and then graphene is produced on the Ge-coated dielectric substrate by CVD for 60-300 min at 900-930 °C (see the Experimental Section for more details). [38] As the temperature is close to the melting point of Ge, the Ge catalyst layer is evaporated www.small-journal.com gradually during the graphene growth. By optimizing the conditions, the formation of continuous graphene and the evaporation of the entire Ge layer can be accomplished simultaneously to form graphene on the dielectric substrate directly. Figure 1b displays the images of the pristine and graphene-coated dielectric substrates, including SiO 2 /Si, quartz glass, and sapphire, and a uniform color indicates good graphene uniformity. The graphene films on different dielectric substrates are characterized by Raman scattering, as shown in Figure 1c . The characteristic peaks of graphene at D, G, and 2D bands can be observed, [39] but that of the Ge layer is not observed (not shown), indicating the direct growth of graphene on three dielectric substrates with the complete evaporation of the Ge layer. The ratios of the 2D peak to G peak (I 2D /I G ) of graphene on SiO 2 /Si, quartz glass, and sapphire are 1.43, 1.76, and 1.69, respectively. Furthermore, the 2D peak for each graphene covered dielectric substrate possesses a symmetric shape with one single Lorentzian profile ( Figure S1 , Supporting Information). Therefore, it is concluded that the synthesized graphene on dielectric substrates is monolayered. [40] The UV-vis transmittance spectra further confirm the synthesis of monolayered graphene, as shown in Figure S2 (Supporting Information). [41] In addition to the large-scale continuous graphene, graphene patterns-the essential building blocks in graphene-based electronic and optoelectronic devices-can be prepared directly by this technique. By prepatterning of the Ge layer (Figure 1d ), graphene islands with the same pattern can be grown on the SiO 2 /Si substrate, as shown in Figure 1e . The corresponding color-coded intensity mapping of the 2D peak ( Figure 1f ) suggests that the graphene pattern has good uniformity. Meanwhile, graphene islands with arbitrary patterns can be obtained by our approach, as shown in Figure S3 (Supporting Information).
Results and Discussion
To elucidate the mechanism of Ge-assisted direct growth of graphene on dielectric substrates, the effects of the growth time and temperature are studied, as shown in Figures 2 and 3 . Scanning electron microscopy (SEM) (Figure 2a1-e1) , integrated Raman intensity mapping of the Ge peak (Figure 2a2-e2 ), and energy-dispersive X-ray spectroscopy mapping ( Figure S4 and Table S1 , Supporting Information) are performed to monitor the evolution of the Ge layer. Dewetting and evaporation occur as the graphene layer starts to grow. The Ge layer breaks into fragments, but interconnected Ge areas still exist after 60 min. The interconnected Ge areas further evolve into fingerlike structures after 120 min, similar to that observed from Cu films previously. [15] The Ge layer is entirely evaporated after 300 min of CVD growth. Gradual , whereas a new Raman peak corresponding to Si substrate appears at 303 cm −1 . The existence of Ge either in the fingerlike structure or beyond the finger area causes strong absorption and scattering of the excitation laser, and therefore, the intensity of the characteristic Raman peaks corresponding to the graphene overlayer is attenuated considerably, as shown in Figure S5 (Supporting Information). In other words, the scanning Raman image of a 2D band of graphene is closely related to the amount of residual Ge ( Figure S6 , Supporting Information), and only the mapping of I 2D /I G ratio can avoid the influence from Ge residual on SiO 2 /Si substrate, thus revealing the distribution of the grown graphene (Figure 2a3-e3) . The graphene becomes more uniform as residual Ge evaporates gradually with time. For the growth time less than 300 min, the crystalline quality of graphene is also improved with the prolonged growth time, as suggested by the raw Raman data (Figure 2g ) together with the increased I 2D /I G ratio and the decreased I D /I G ratio shown in Figure 2h . It should be noted that the crystalline quality of graphene will not significantly change as the growth time is extended for more than 300 min ( Figure S7 , Supporting Information), indicating that Ge catalyst layer has been evaporated completely and the continuous graphene layer has formed after 300 min.
The effect of temperature on the Ge-assisted direct growth of graphene on dielectric substrates is also carefully investigated, as shown in Figure 3 . At temperature between 900 and 930 °C, a sufficiently long time of 300 min is used to enable sufficient Ge evaporation and graphene growth. The SEM images (Figure 3a2,b2) and integrated Raman intensity mappings of the Ge peak (Figure 3a3,b3) suggest that evaporation of Ge is retarded at 900-910 °C and a considerable amount of Ge still exists after 300 min. However, the www.advancedsciencenews.com small 2017, 13, 1700929 Figure 3 . Evolution of Ge evaporation and graphene formation with the CVD temperature. a1-d1) Optical images of graphene grown on SiO 2 /Si at different temperatures for 300 min. Scale bar: 20 µm. a2-d2) Raman mappings of the Ge peak intensity as a function of temperature. The mapped areas are selected in (a1-d1) as denoted by dashed yellow squares. Scale bar: 10 µm. a3-d3) Raman mappings of the I 2D /I G ratio of graphene. Scale bar: 10 µm. e) Raman spectra of Ge after graphene growth at different temperatures for 300 min. f) Raman spectra of graphene grown at different temperatures for 300 min. e) and f) are measured from color dots marked in (a1-d1). g) Statistical I 2D /I G and I D /I G ratios as a function of temperature, each data point comes from the statistical result of the corresponding Raman mappings.
www.small-journal.com evaporation rate of Ge increases at 920-930 °C and the Ge layer is entirely evaporated after 300 min CVD growth. Similar conclusions can be drawn from the raw Raman data in Figure 3e . With regard to the graphene fabricated at 930 °C, the evaporation rate of Ge is too large for the formation of a continuous graphene layer and so only graphene fragments are produced prior to complete evaporation of Ge, as shown in Figure 3d1 -d3. With respect to the graphene grown at a temperature lower than 930 °C, the graphene layer with continuous coverage is formed, but the uniformity is better at a higher growth temperature, as shown by Figure 3a3-c3 . In addition, the crystalline quality of the synthesized graphene becomes better for relatively high temperatures, as suggested by Raman spectra shown in Figure 3f , besides larger I 2D /I G and smaller of I D /I G in Figure 3g . It is concluded that 920 °C is the optimal temperature for the growth of high-quality continuous graphene on dielectric substrates. Figure 4 shows the detailed structural characterization of the graphene prepared on a SiO 2 /Si substrate at 920 °C for 300 min. Prior to graphene growth, the Ge 3d5 peak originates from the Ge layer, and the high-resolution C 1s spectrum (left inset in Figure 4a ) only consists of the carbon sp 3 -hybridization peak at 285.4 eV arising from natural carbon contamination. After deposition of the continuous graphene layer, the Ge 3d5 peak disappears and the intensity of the C 1s peak increases. The high-resolution C 1s signal (right inset in Figure 4a ) indicates that the sp 3 -related peak recedes as a clear sharp carbon sp 2 -hybridization peak at 284.0 eV emerges, indicative of the formation of the sp 2 network, i.e., graphene. The crystallographic information is provided by transmission electron microscopy (TEM) and selected-area electron diffraction (SAED). The high-resolution TEM (HR-TEM) (Figure 4d ) image acquired from the crack edge of the graphene film (Figure 4c ) exhibits single layer characteristics. The SAED pattern (Figure 4e ) shows multiple sets of spots with hexagonal distributions, indicating the formation of polycrystalline graphene consisting of multiple grains. Figure 4f shows the light intensity of the four spots marked by the dashed box in Figure 4e . The intensity ratio (outermost to innermost) of ≈1:2 suggests the formation of monolayer graphene. A back-gated graphene FET (GFET) device is fabricated to evaluate the transport properties of the monolayer graphene. The schematic structure and typical transfer curve (I DS -V G ) measured at room temperature under ambient conditions are shown in Figure 4b and Figure S8 (Supporting Information), respectively. The transfer curve acquired at V DS of 100 mV shows that both hole and electron conduction can be achieved by gating. The Dirac point of the GFET is at a positive gate voltage of V G = 11.2 V, suggesting that the graphene is p-doped due to possible water/oxygen adsorption. The extracted field-effect hole and electron mobilities at room temperature are determined to be µ h = 730 cm 2 V −1 s −1 and µ e = 570 cm 2 V −1 s −1 , respectively, which are comparable to the carrier mobilities of the graphene grown on SiO 2 by catalytic Cu. [42] To explore potential applications of the continuous conductive graphene on dielectric substrates, heating devices are fabricated using the graphene grown on a quartz glass substrate. Transparent graphene heating devices have been demonstrated in defogging applications, schematically illustrated in Figure 5a . When the transparent graphene heater is placed above a beaker containing half a cup of hot water, the surface is quickly covered by fog. As a bias of 20 V is applied, the defogging process commences. The snapshots shown in Figure 5b -g illustrate the defogging process, which starts from the outer region and extends toward the central region. Finally, the fog disappears completely, revealing good transparency of the graphene heater. Complete defogging shows that the graphene layer on quartz glass is continuous and rather uniform. The real time defogging phenomenon is shown in Figure S9 (Supporting Information).
The transparent graphene heating device can also be used in thermochromic display. A 2D code of "SIMIT" (abbreviation of our institute) is drawn on the heater surface by silkscreen printing using a color reversible thermochromic ink with two color changing stages (purple to blue at 33 °C and blue to gray at 41 °C), as schematically shown in Figure 6a . When a small DC bias of 30 V is applied, the purple color changes to blue at 48 s and then gray at 98 s (Figure 6b and Video S1 (Supporting Information)). The transition rate can be enhanced by applying a higher bias at 40 V. As it is increased to 40 V, the first color transition occurs at 26 s and the second one at 53 s, as shown in Figure 6c and Video S2 (Supporting Information). At a certain bias, the time needed to complete the color transition remains same between different cycles, as shown in Figure 6d . However, for graphene grown on insulating solid glasses by catalyst-free atmospheric-pressure chemical vapor deposition approach, [35] it is observed that the color transition time of graphene based thermochromic display device increases gradually during repetitive tests. Therefore, the stability of thermochromic display device in our study is improved, which may be attributed to the improved crystalline quality of graphene due to the catalytic effect of Ge.
Conclusion
A metal-free Ge-assisted CVD technique is described to produce single-layer graphene directly on arbitrary dielectric substrates including SiO 2 /Si, quartz glass, and sapphire. By optimizing the time and the temperature, the Ge evaporates completely during or immediately after formation of the monolayer graphene, thus resulting in the direct deposition of large-area and continuous graphene on dielectric substrates without metal contamination. The graphene synthesized on a transparent quartz glass is suitable for heating applications such as defogging and thermochromic displays. This promising technique for direct synthesis of graphene on dielectric substrates without metallic contamination may pave the way for the implementation of graphene for electronic and optoelectronic device application.
Experimental Section
Direct Growth of Graphene on Dielectric Substrates: DC magnetron sputtering (JGMF 500) was used to deposit 200-nm-thick Ge films on dielectric substrates (highly doped p-Si substrates with a 300-nm-thick thermal oxide layer, quartz glass, and sapphire). The samples were loaded in a tube furnace. After pumping down to 10 −4 mbar, the pump was turned off and a mixture of hydrogen (23 sccm) and argon (230 sccm) was introduced until reaching atmospheric pressure. Without changing the gas flow rates, the samples were heated to 900-930 °C, which was close to the melting point of Ge. Graphene fabrication was carried out by adding methane (0.7 sccm) for 60-360 min. Afterward, the system was cooled to room temperature at a rate of 10 °C min −1 .
Transfer of Graphene:
To characterize the quality and layer numbers of the graphene by TEM, it was necessary to transfer it to a copper grid. The TEM sample preparation was performed using a polymethylmethacrylate(PMMA)-assisted transfer method, as schematically shown in Figure S10 (Supporting Information). A thin film of PMMA was spin-coated onto the graphene/SiO 2 / Si and baked at 100 °C for 10 min. It was immersed in a NaOH solution (100 mL and 10 wt%). Owing to the existence of PMMA, the sample floated on the surface of the solution. After immersing for 12 h, the silicon dioxide layer was completely etched by NaOH and the PMMA/graphene film was detached from the Si substrate while the Si substrate sank to the bottom of the solution. After the PMMA/graphene film was rinsed with deionized water several times, it was loaded onto a TEM copper grid and annealed at 100 °C for 10 min to improve adhesion. Finally, the PMMA was dissolved in hot acetone at 80 °C.
Characterization: The graphene/dielectric samples were characterized by Raman scattering (HORIBA Jobin Yvon HR800) using an Ar + laser with a wavelength of 514 nm and a spot size of 1 µm, SEM (Zeiss Gemini Ultra-55), X-ray photoelectron spectroscopy (XPS; PHI 5802, Physical Electronics Inc., Eden Prairie, MN), TEM (FET-Tecnai G2F20 S-7WIN), and atomic force microscopy (Bruker Multimode 8).
Electrical Measurements: The back-gated GFETs were fabricated with the graphene/SiO 2 /Si. The source and drain electrodes (50-nm Au/10-nm Ti) were deposited by electron beam evaporation and a photolithographic step employing an inductively coupled plasma was used to pattern the graphene to form a fieldeffect transistor with a channel length of 8 µm and width of 2 µm. To improve the contact of the back-gated GFET device, annealing was performed in Ar (500 sccm) and H 2 (10 sccm) at 300 °C for 8 h in a tube furnace. The back-gated GFETs were characterized under ambient conditions using the Agilent (B1500A) semiconductor parameter analyzer. The mobility was extracted using the following equation:
where L and W are the channel length and width, respectively, C ox is the gate oxide capacitance (11 nF cm
), V DS is the source drain voltage, I DS is the source drain current, and V G is the gate voltage. The linear regime of the transfer characteristics was used to obtain dI DS /dV G .
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